


ANNEXURE- III

PCB1 specs

PCB part no and description: OCM Rev 0.2

Number of Layers: 6

Board size: 193 mm X 80.2 mm


एन. अर्जुन राव / N. ARJUNA RAC
वरिष्ठ अभियंता (पी.सी.एस.)
Sr. Engineer (PCS)
बी.एच.ई.एल., अनु.एच.वि. / BHEL R&D
विकासनगर / VIKASNAGAR
हैदराबाद / HYDERABAD-500 093.

PCB Stack up

PCB Material: Iteq IT180A or Equivalent

Layer	Stack	Plane Details	Thickness - mils Taiyo PSR 2000 or Equivalent	Structure	Single Ended Impedance - 50 ohm		Differential Ended Impedance - 90 ohms		Differential Ended Impedance - 100 ohms	
					Trace width(mils)	Trace spacing(mils)	Trace width(mils)	Trace spacing(mils)	Trace width(mils)	Trace spacing(mils)
	Solder mask	Top								
1	Conductive	Top	1.794	Coated Microstrip	5.765	5.62	5	4.5	7.932	
	Dielectric		3.476							
2	Conductive	Ground Plane 1	1.260		6.693	5.528	5	4.5	7.645	
	Dielectric		5.000							
3	Conductive	Internal signal 1	1.260	Stripline	NA	NA	NA	NA	NA	NA
	Dielectric		35.535							
4	Conductive	Internal signal 2	1.260	Stripline	6.693	5.528	5	4.5	7.645	
	Dielectric		5							
5	Conductive	Power Plane 1	1.26		NA	NA	NA	NA	NA	NA
	Dielectric		3.476							
6	Conductive	Bottom	1.794	Coated Microstrip	5.765	5.62	5	4.5	7.932	
	Solder mask	Bottom	Taiyo PSR 2000 or Equivalent							
	PCB thickness in mils		61.115							

Total PCB thickness including solder mask : 65.115 mils

Copper on finished board: Layer 1, 6 - 0.5oz
Layer 2, 3, 4, 5 - 1oz

Dielectric type: Iteq IT180A or Equivalent

Standard for fabrication: IPC-600/later revision

ROHS Required: YES

SOLDERMASK: Epoxy Ink Green, Liquid Photo Imageable or equivalent.
Mis registration shall not expose adjacent conductors

SILKSCREEN: White Epoxy Ink

ELECTRICAL TEST REQUIREMENT: Full Test

Smallest feature size on artwork (for information only):

Line width: 0.1143 mm
Trace to trace space: 0.2540 mm
Pad to pad space: 0.1540 mm
Pad to trace space: 0.1540 mm
Trace to board edge: 1.0000 mm

Via size
Via Pad: 0.4572 mm
Via drill: 0.2032 mm

Smallest pitch component: 0.5 mm

DRILL data - Excellon format (Origin is at the X-Y datum hole.).

Tolerances:

Plated-Thru Hole dia. = +/- 0.003"
Hole locations from X-Y datum = +/- 0.003"
Board dimensions = +/- 0.008", angles +/- 1 degree
Conductor width = +/- 0.001"
Solder mask registration = +/- 0.003"
Silkscreen Legend registration = no infringement.

NOTE:

PWB manufacturer's markings

For legal requirements and for tracking and tracing, PWB manufacturer's markings, such as company logo, factory ID and MFG date has been reserved a location between brackets [].


एन. अर्जुन राव / N. ARJUNA RAO
वरिष्ठ अभियंता (पी.सी.एस.)
Sr. Engineer (PCS)
बी.एस.ई.एल., अनु.एव.वि. / BHEL R&D
विकासनगर / VIKASNAGAR
हैदराबाद / HYDERABAD-500 093.

On UL approved PWB, this field will also have a sequential number of the manufacturer's manufacturing process, and UL classification for flammability

If there is no space on the PWB for the above information inside the square brackets, the UL marking and the fire classification code may be placed under the square brackets

Examples:

CM210295
[/T1 0235]

CM210295
[/T1  94V-0 0235]

CM210295
[/T1 0235]
 94V-0